Arbitrary Sampling Rate Converter in VHDL
Revision as of 01:27, 4 March 2014 by Danny Witberg (talk | contribs) (Created page with "{{Project |State=Active |Members=Danny Witberg |Description=ASRC's: What, how, why? }} This project describes the theory of an Arbitrary Sampling Rate Converter, and a practical ...")
| Project: Arbitrary Sampling Rate Converter in VHDL | |
|---|---|
| Featured: | |
| State | Active |
| Members | Danny Witberg |
| GitHub | No GitHub project defined. Add your project here. |
| Description | ASRC's: What, how, why? |
| Picture | |
| No project picture! Fill in form Picture or Upload a jpeg here | |
This project describes the theory of an Arbitrary Sampling Rate Converter, and a practical lightweight implementation in VHDL. ASRC's are ofthen used in digital audio, to adapt an input to an output which differ in sampling rates to each other.
